



#### **General Description**

The AAT3603A is a member of AnalogicTech's Total Power Management IC<sup>TM</sup> (TPMIC<sup>TM</sup>) product family. It contains a single-cell Lithium Ion/Polymer battery charger, a fully integrated step-down converter and 5 low dropout (LDO) regulators. The device is ideal for low cost PND or GPS applications.

The battery charger is a complete thermally regulated constant current/constant voltage linear charger. It includes an integrated pass device, reverse blocking protection, high accuracy current and voltage regulation, charge status, and charge termination. The charging current, charge termination current, and recharge voltage are programmable with an external resistor and/or by a standard I<sup>2</sup>C interface.

The step-down DC/DC converter is integrated with internal compensation and operates at a switching frequency of 1.5MHz, thus minimizing the size of external components while keeping switching losses low and efficiency greater than 92%. The output voltages of LDO1, LDO4, and LDO5 are programmable using the I<sup>2</sup>C interface.

The five LDOs offer 60dB power supply rejection ratio (PSRR) and low noise operation making them suitable for powering noise-sensitive loads.

All six voltage regulators operate with low quiescent current. The total no load current when the step-down converter and 2 LDOs are enabled is only  $170\mu$ A.

The AAT3603A is available in a thermally enhanced, low-profile 5x5x0.8mm 36-pin TQFN package.

#### Features

- Voltage Regulator  $V_{IN}$  Range: 4.5V to 6V
- Low Cost Power Integration
- Low Standby Current
- 170µA (typ) w/ Buck, LDO1, and LDO2 Active, No Load
- One Step-Down Buck Converter
  - 1.8V, 300mA Output
  - 1.5MHz Switching Frequency
  - Fast Turn-On Time (100µs typ)
- Three LDOs Programmable with I<sup>2</sup>C
  - LDO1: 3.3V, 300mA
  - LDO4: 3.3V, 150mA
  - LDO5: 3.3V, 150mA
  - PSRR: 60dB@10kHz
  - Noise: 50µVrms for LDO3, LDO4, and LDO5
- One Battery Charger
  - Digitized Thermal Regulation
  - Charge Current Programming up to 1.4A
  - Charge Current Termination Programming
  - Automatic Trickle Charge for Battery Preconditioning (2.8V Cutoff)
- Adapter OK (ADPP) and Reset (RESET) Timer Outputs
- Separate Enable Pins for Supply Outputs
- Over-Current Protection
- Over-Temperature Protection
- 5x5mm TQFN55-36 Package

#### **Applications**


- GPS and PND
- Digital Cameras
- Handheld Instruments
- PDAs and Handheld Computers
- Portable Media Players





## **Total Power Solution for Portable Applications**

# **Typical Application**








## **Pin Descriptions**

Pin #	Symbol	Function
1	EN_TEST	Similar to EN_HOLD but intended for use with the automatic tester or as a hands free enable input pin indi- cating hands free phone operation with a headset. It is also internally pulled to GND when floating.
2	EN_HOLD	Enable for the system. EN_HOLD must be held high by the processor to maintain core power. It is internally pulled to GND when floating.
3	EN_KEY	Enable for the system. An internal pull-up resistor keeps the pin pulled up to an internal supply to keep the system off when there is no CHGIN input. Connect a normally-open pushbutton switch from this pin to GND. There is an internal 300ms debounce delay circuit to filter noise.
4	ON_KEY	Buffered logic output of the EN_KEY pin with a logic signal from ground to OUT1.
5	EN2	Enable for LDO2 (Internally pulled low when floating).
6	EN3	Enable for LDO3 (Internally pulled low when floating).
7	EN4	Enable for LDO4 (Internally pulled low when floating).
8	EN5	Enable for LDO5 (Internally pulled low when floating).
9	OUT5	Output for LDO5 (when shut down, pulled down with $10k\Omega$ ).
10	OUT4	Output for LDO4 (when shut down, pulled down with $10k\Omega$ ).
11	AVIN2	Analog voltage input. Must be tied to BAT on the PCB.
12	OUT3	Output for LDO3.
13	OUT2	Output for LDO2.
14	AVIN1	Analog voltage input. Must be tied to BAT on the PCB.
15	OUT1	Output for LDO1
16	AGND	Signal ground
17	CNOISE	Noise Bypass pin for the internal reference voltage. Connect a 0.01µF capacitor to AGND.
18	RESET	RESET is the open drain output of a 65ms reset timer. RESET is released after the 65ms timer times out. RESET is active low and is held low during shutdown. RESET should be tied to a 10K or larger pullup to OUTBUCK.
19	ADPP	Open Drain output. Will pull low when $V_{CHGIN} > 4.5V$ . When this happens, depending on the status of the USE_USB pin, the charge current will be reset to the default values (see Battery Charger and I <sup>2</sup> C Serial Interface and Programmability section)
20	LX	Step-down Buck converter switching node. Connect an inductor between this pin and the output.
21	PGND	Power Ground for step-down Buck converter.
22	PVIN	Input power for step-down Buck converter. Must be tied to BAT.
23	OUTBUCK	Feedback input for the step-down Buck converter.
24, 25	N/C	No Connect; do not connect anything to these pins.
26, 27	BAT	Connect to a Lithium Ion battery.
28, 29	CHGIN	Power input from either external adapter or USB port.
30	ENBAT	Active low enable for the battery charger (Internally pulled low when floating)
31	TS	Battery Temperature Sense pin with 75µA output current. Connect the battery's NTC resistor to this pin and ground.
32	ISET	Charge current programming input pin (Tie a 1k to GND for maximum fast charge current). Can be used to monitor charge current.
33	СТ	Charger Safety Timer Pin. A $0.1\mu$ F ceramic capacitor should be connected between this pin and GND. Connect directly to GND to disable the timer function.
34	STAT	Battery charging status pin output. Connected internally between GND and OUT1. Used to monitor battery charge status.
35	SDA	I <sup>2</sup> C serial data pin, open drain; requires a pullup resistor.
36	SCL	I <sup>2</sup> C serial clock pin, open drain; requires a pullup resistor.
EP	EP	The exposed thermal pad (EP) must be connected to board ground plane and Pins 16 and 21. The ground plane should include a large exposed copper pad under the package for thermal dissipation (see package outline).





#### **Pin Configuration**







#### Absolute Maximum Ratings<sup>1</sup>

 $T_A = 25^{\circ}C$  unless otherwise noted.

Symbol	Description	Value	Units
V <sub>IN</sub>	Input Voltage, CHGIN, BAT	-0.3 to 6.5	V
Power and logic pins	Maximum Rating	V <sub>IN</sub> + 0.3	V
T <sub>A</sub>	Operating Temperature Range	-40 to 85	°C
Ts	Storage Temperature Range	-65 to 150	°C
T <sub>LEAD</sub>	Maximum Soldering Temperature (at leads, 10 sec)	300	°C

#### **Recommended Operating Conditions<sup>2</sup>**

Symbol	Description	Value	Units
θ <sub>JA</sub>	Thermal Resistance	25	°C/W
P <sub>D</sub>	Maximum Power Dissipation	4	W

1. Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation at conditions other than the operating conditions specified is not implied. Only one Absolute Maximum rating should be applied at any one time. 2. Thermal Resistance was measured with the AAT3603A device on the 4-layer FR4 evaluation board in a thermal oven. The amount of power dissipation which will cause the

thermal shutdown to activate will depend on the ambient temperature and the PC board layout ability to dissipate the heat. See Figures 11-14.





## **Electrical Characteristics**<sup>1</sup>

 $V_{IN}$  = 5V,  $V_{BAT}$  = 3.6V, -40°C ≤  $T_A$  ≤ +85°C, unless noted otherwise. Typical values are  $T_A$  = 25°C.

Symbol	Description	Conditions	Min	Тур	Max	Units
Power Sup	oply					
V <sub>IN</sub>	CHGIN Input Voltage		4.5		6	V
$I_Q$	Battery Standby Current	Buck, LDO1 + LDO2, no load		170		μA
I <sub>SHDN</sub>	Battery Shutdown Current	EN_TEST, EN_HOLD, EN2, EN3, EN4, EN5 = GND; $\overline{EN_KEY}$ and $V_{IN}$ floating			10.0	μA
		CHGIN rising		4.25	4.5	V
UVLO UV	Under-Voltage Lockout for CHGIN	CHGIN falling		4.15		V
UVLO	Datter ( Jader Valtage Leakeut	BAT rising		2.6		V
	Battery Under-Voltage Lockout	BAT falling		2.35		V
$I_{BAT}$	Leakage Current from BAT Pin	$V_{BAT} = 4V, V_{CHGIN} = 0V$		2	5	μA
Startup Ti	mers					
RESET	Reset Timer	Initiated when OUT1 = 90% of final value	35			ms
Charger V	oltage Regulation					
$V_{BAT\_REG}$	Output Charge Voltage Regulation	$0^{\circ}C \le T_{A} \le +70^{\circ}C$	4.158	4.200	4.242	V
$V_{MIN}$	Preconditioning Voltage Threshold	(No trickle charge option available)	2.6	2.8	3.0	V
		I <sup>2</sup> C Recharge Code = 00 (default)		4.00		V
V <sub>RCH</sub>	Battery Recharge Voltage Threshold	$I^2C$ Recharge Code = 01		4.05		V
V RCH		I <sup>2</sup> C Recharge Code = 10		4.10		V
		I <sup>2</sup> C Recharge Code = 11		4.15		V
Charger C	urrent Regulation					
I <sub>CH CC</sub>	Constant-Current Mode Charge Current	$R_{ISET} = 1.24k$ (for 0.8A), I <sup>2</sup> C ISET code = 100, V <sub>BAT</sub> = 3.6V, V <sub>CHGIN</sub> = 5.0V	864	960	1056	mA
		I <sup>2</sup> C ISET Code = 000, $V_{BAT}$ = 3.6V	85	100	115	
KI_SET	Charge Current Set Factor: $I_{CH_CC}/I_{ISET}$	Constant Current Mode, V <sub>BAT</sub> = 3.6V		800		mA
$I_{CH\_PRE}$	Preconditioning Charge Current	$R_{ISET} = 1.24 k\Omega$		12		% І <sub>сн_сс</sub>
_		$I^2C$ ISET Code = 000		50		mA
		$I^2C$ Term Code = 00 (default)		5		
т	Charge Termination Threshold Current	I <sup>2</sup> C Term Code = 01		10		%
$I_{CH\_TERM}$		I <sup>2</sup> C Term Code = 10		15		I <sub>CH_CC</sub>
		I <sup>2</sup> C Term Code = 11		20		
Charging I						
R <sub>DS(ON)</sub>	Charging Transistor ON Resistance	$V_{IN} = 5V$		0.6	0.9	Ω
Logic Cont	trol / Protection	1				
V <sub>en_hold</sub> , V <u>en_key</u> ,	Input High Threshold		1.4			V
V <sub>EN_TEST</sub>	Input Low Threshold				0.4	V
VADPP	Output Low Voltage	Pin Sinks 4mA			0.4	V
$I_{\overline{ADPP}}$	Output Pin Current Sink Capability				8	mA
V <sub>STAT</sub>	Output High Voltage				V <sub>OUT1</sub>	V
$I_{STAT}$	Output Pin Current Source Capability				1.5	mA
V <sub>OVP</sub>	Over-Voltage Protection Threshold			4.3		V

1. Specification over the -40°C to +85°C operating temperature range is assured by design, characterization and correlation with statistical process controls.





## **Electrical Characteristics**<sup>1</sup>

 $V_{IN}$  = 5V,  $V_{BAT}$  = 3.6V, -40°C  $\leq$   $T_A$   $\leq$  +85°C, unless noted otherwise. Typical values are  $T_A$  = 25°C.

Symbol	Description	Conditions	Min	Тур	Max	Units
Logic Control / F	Protection (continued)					
V <sub>OCP</sub>	Over-Current Protection Threshold			105		%V <sub>cs</sub>
Tc	Constant Current Mode Time Out			3		Hours
Τ <sub>κ</sub>	Trickle Charge Time Out	$C_{CT} = 100 nF, V_{CHGIN} = 5V$		T <sub>c</sub> /8		Hours
T <sub>v</sub>	Constant Voltage Mode Time Out			3		Hours
I <sub>TS</sub>	Current Source from TS Pin		71	75	79	μA
те		Falling Threshold	318	331	346	
TS <sub>1</sub>	TS Hot Temperature Fault	Hysteresis		25		mV
тс		Rising Threshold	2.30	2.39	2.48	V
TS <sub>2</sub>	TS Cold Temperature Fault	Hysteresis		25		mV
T <sub>LOOP_IN</sub>	Thermal Loop Entering Threshold			115		°C
T <sub>LOOP_OUT</sub>	Thermal Loop Exiting Threshold			85		°C
T <sub>REG</sub>	Thermal Loop Regulation			100		°C
Step-Down Buck	Converter					
VOUTBUCK	Output Voltage Accuracy	$I_{\text{OUTBUCK}}$ = 1mA $\sim$ 300mA; PV_{IN} = 2.7V $\sim$ 4.2V	1.71	1.80	1.89	V
ILIMOUTBUCK	P-Channel Current Limit			0.8		A
R <sub>DS(ON)L</sub>	High Side Switch On-Resistance			0.8		Ω
R <sub>DS(ON)H</sub>	Low Side Switch On-Resistance			0.8		Ω
Fosc	Oscillator Frequency	$T_A = 25^{\circ}C$		1.5		MHz
Ts	Startup Time	From Enable to Regulation; $C_{OUTBUCK}$ =4.7µF, $C_{NOISE}$ = On		100		μs
LDO1 (3.3V)						
V <sub>OUT1</sub>	Output Voltage Accuracy	$AV_{IN} = 3.7V$ to 4.2V, $I_{OUT1} = 1$ mA ~ 300mA	-3		+3	%
I <sub>OUT1</sub>	Output Current		300			mA
ILIM1	Output Current Limit			1000		mA
V <sub>DO1</sub>	Dropout Voltage	I <sub>OUT1</sub> = 300mA		160	320	mV
$\Delta V_{OUT1}(V_{OUT1}\Delta V_{IN1})$	Line Regulation	$I_{OUT1} = 100 \text{mA}$		0.07		%/V
ΔV <sub>OUT1</sub>	Load Regulation	I <sub>OUT1</sub> = 0.5mA ~ 150mA		40		mV
PSRR	Power Supply Rejection Ratio	$I_{OUT1}$ = 10mA, $C_{OUT1}$ = 22µF, 100Hz ~ 10KHz		60		dB
Ts	Startup Time	From Enable to Regulation; $C_{OUT1} = 22\mu$ F, $C_{NOISE} = On$		175		μs

1. Specification over the -40°C to +85°C operating temperature range is assured by design, characterization and correlation with statistical process controls.





## **Electrical Characteristics<sup>1</sup>**

 $V_{IN}$  = 5V,  $V_{BAT}$  = 3.6V, -40°C ≤  $T_A$  ≤ +85°C, unless noted otherwise. Typical values are  $T_A$  = 25°C.

Symbol	Description Conditions				Max	Units
LDO2, LDO	3 (1.2V)					
V <sub>OUT2</sub>	Output Voltage Accuracy	$AV_{IN} = 2.7V$ to 4.2V, $I_{OUTX} = 1$ mA ~ 150mA	-3		+3	%
I <sub>OUT2</sub>	Output Current		150			mA
I <sub>LIM2</sub>	Output Current Limit			1000		mA
$\Delta V_{OUT2}/$ ( $V_{OUT2}\Delta V_{IN2}$ )	Line Regulation	$I_{OUTX} = 100 \text{mA}$		0.07		%/V
$\Delta V_{OUT2}$	Load Regulation	Load: 0.5mA ~ 150mA		14		mV
PSRR	Power Supply Rejection Ratio	$I_{OUTX} = 10 \text{mA}, C_{OUTX} = 4.7 \mu\text{F}, 10 \sim 10 \text{KHz}$		60		dB
Ts	Startup Time	From Enable to Regulation; $C_{OUTX} = 4.7 \mu F$ , $C_{NOTSF} = On$		65		μs
LDO4, LDO	5 (3.3V)					
V <sub>OUTx</sub>	Output Voltage Accuracy	AV <sub>IN</sub> = 3.7V to 4.2V, $I_{OUTX}$ = 1mA ~ 150mA	-3		+3	%
I <sub>OUTx</sub>	Output Current		150			mA
I <sub>LIMx</sub>	Output Current Limit			1000		mA
V <sub>DOx</sub>	Dropout Voltage	$I_{OUTX} = 150 \text{mA}$		165		mV
ΔV <sub>OUTx</sub> / (V <sub>OUTx</sub> ΔV <sub>INx</sub> )	Line Regulation	I <sub>OUTX</sub> = 100mA		0.07		%/V
ΔV <sub>OUTx</sub>	Load Regulation	$I_{OUTX} = 0.5 \text{mA} \sim 150 \text{mA}$		40		mV
PSRR	Power Supply Rejection Ratio	I <sub>OUTX</sub> = 10mA, C <sub>OUTx</sub> = 4.7μF, 10 ~ 10KHz		60		dB
e <sub>N</sub>	Output Noise Voltage	I <sub>OUTX</sub> = 10mA, Power BW: 10kHz ~ 100KHz		40		μVrms
Ts	Startup Time	From Enable to Regulation; $C_{OUTX} = 4.7 \mu F$ , $C_{NOISE} = On$		65		μs
Logic Contr	ol					
V <sub>IH</sub>	Enable Pin Logic High Level	For EN2, EN3, EN4 and EN5	1.4			V
V <sub>IL</sub>	Enable Pin Logic Low Level				0.4	V
Thermal						
T <sub>SD</sub>	Over Temperature Shutdown Threshold			140		°C
T <sub>HYS</sub>	Over Temperature Shutdown Hysteresis			15		°C
SCL, SDA (I	<sup>2</sup> C Interface)					
F <sub>SCL</sub>	Clock Frequency		0		400	KHz
T <sub>LOW</sub>	Clock Low Period		1.3			μs
T <sub>HIGH</sub>	Clock High Period		0.6			μs
T <sub>HD_STA</sub>	Hold Time START Condition		0.6			μs
T <sub>SU_STA</sub>	Setup Time for Repeat START		0.6			μs
T <sub>SU_DTA</sub>	Data Setup Time		100			ns
T <sub>SU_STO</sub>	Setup Time for STOP Condition		0.6			μs
$T_{BUF}$	Bus Free Time Between STOP and START Condition		1.3			μs
V <sub>IL</sub>	Input Threshold Low	$2.7V \le V_{IN} \le 5.5V$			0.4	V
V <sub>IH</sub>	Input Threshold High	$2.7V \leq V_{IN} \leq 5.5V$	1.4		-	V
II	Input Current		-1.0		1.0	μA
V <sub>OL</sub>	Output Logic Low (SDA)	$I_{PULLUP} = 3mA$			0.4	V


1. Specification over the -40°C to +85°C operating temperature range is assured by design, characterization and correlation with statistical process controls.





Total Power Solution for Portable Applications

## Basic I<sup>2</sup>C Timing Diagram









## **Total Power Solution for Portable Applications**


## **Typical Characteristics—Charger**




# Recharge Voltage Threshold vs. Temperature (V<sub>RCH</sub> set to 4.0V)











# Output Charge Voltage Regulation vs. Temperature (End of Charge Voltage)



#### Charging Current vs. Battery Voltage (R<sub>ISET</sub> = 1.24kΩ)









## **Total Power Solution for Portable Applications**

# Typical Characteristics—Charger (continued)












## **Total Power Solution for Portable Applications**

#### **Typical Characteristics—Step-Down Buck Converter**








V<sub>BAT</sub> Line Transient Response Step-Down Buck  $(V_{BAT} = 3.5V \text{ to } 4.2V; I_{OUT} = 300\text{mA}; V_{OUT} = 1.8V; C_{OUT} = 4.7\mu\text{F})$ 




Time (100µs/div)







V<sub>CHGIN</sub> Line Transient Response Step-Down Buck (V<sub>CHGIN</sub> = 4.5V to 5.5V; I<sub>OUT</sub> = 300mA; V<sub>OUT</sub> = 1.8V; C<sub>OUT</sub> = 4.7 $\mu$ F)




Time (100µs/div)

# (I<sub>OUT</sub> = 10mA)






## Typical Characteristics—Step-Down Buck Converter (continued)




Time (100µs/div)










## **Typical Characteristics—LDO1**























## Typical Characteristics—LDO1 (continued)









## **Typical Characteristics—LDO2**






Load Transient Response (10mA to 150mA;  $V_{BAT} = 3.6V$ ; V<sub>OUT</sub> = 1.2V; C<sub>OUT</sub> = 4.7µF) 1.24 Output Voltage (top) (V) 1.22 Load Current (bottom) (50mA/div) Vo 1.20 1.18 1.16 150  $I_0$ 100 50 0



Input Voltage V<sub>BAT</sub> (V)













## **Typical Characteristics—LDO5**






















# Typical Characteristics—LDO5 (continued)











## **Total Power Solution for Portable Applications**


#### **Typical Characteristics—General**












Time (50µs/div)




LDO3 Output Voltage Noise (I<sub>OUT3</sub> = 10mA, Power BW = 100~100KHz)





#### **Total Power Solution for Portable Applications**

## **Functional Block Diagram**



#### **Functional Description**

The AAT3603A is a complete power management solution. It seamlessly integrates an intelligent, stand-alone CC/CV (Constant Current/Constant Voltage), linearmode single-cell battery charger with one step-down Buck converter and five low-dropout (LDO) regulators to provide power from either a wall adapter or a single-cell Lithium Ion/Polymer battery.

If only the battery is available, then the voltage regulators and converter are powered directly from the battery. The charger is put into sleep mode and draws less than  $1\mu$ A quiescent current.

#### **Typical Power Up Sequence**

The AAT3603A supports a variety of push-button or enable/disable schemes. A typical startup and shutdown process is ilustrated in Figures 1 and 2. System startup is initiated whenever one of the following conditions occurs:

- 1. A push-button is used to assert  $\overline{\text{EN}_{\text{KEY}}}$  low.
- A valid supply (> CHGIN UVLO) is connected to the charger input CHGIN.
- 3. A hands-free device or headset is connected, asserting EN\_TEST high.



The startup sequence for the AAT3603A core (Buck and LDO1) is typically initiated by pulling the EN\_KEY pin low with a pushbutton switch, as shown in Figure 1. The Buck is the first block to be turned on. When the output of the Buck reaches 90% of its final value, LDO1 is enabled. When LDO1 reaches 90% of its final value, the 65ms RESET timer is initiated holding the microprocessor in reset. When the RESET pin goes High, the  $\mu$ P can begin a power-up sequence. After the startup sequence has commenced, LDO2, LDO3, LDO4, and LDO5 can be enabled and disabled as desired using their independent enable pins, even while the Buck and LDO1 are still starting up. However, if they are shut down, then LDO2, LDO3, LDO4, and LDO5 cannot be enabled. The µP must pull the EN\_HOLD signal high before the EN\_KEY signal can be released by the push-button. This procedure requires that the push-button be held until the µP assumes control of EN\_HOLD, providing protection against inadvertent momentary assertions of the pushbutton. Once EN\_HOLD is high the startup sequence is complete. If the  $\mu$ P is unable to complete its power-up routine successfully before the user lets go of the pushbutton, the AAT3603A will automatically shut itself down. (EN\_KEY and EN\_HOLD are OR'd internally to enable the two core converters.)

Alternatively, the startup sequence is automatically started without the pushbutton switch when the CHGIN pin rises above its UVLO threshold. The system cannot

be disabled until the voltage at the CHGIN pin drops below the falling UVLO threshold. The EN\_TEST pin can also be used to startup the device for test purposes or for hands-free operation such as when connecting a headset to the system.

#### **Typical Power Down Sequence**

If only the battery is connected and the voltage level is above the BAT UVLO , then the  $\overline{EN}_{KEY}$  pin can be held low in order to power down the AAT3603A. The user can initiate a shutdown process by pressing the push-button a second time. Upon detecting a second assertion of  $\overline{EN}_{KEY}$  (by depressing the push-button), the AAT3603A asserts  $\overline{ON}_{KEY}$  to interrupt the microprocessor which initiates an interrupt service routine that the user pressed the push-button. If  $\overline{EN}_{TEST}$  and CHGIN are both low, the microprocessor then initiates a powerdown routine, the final step of which will be to de-assert  $\overline{EN}_{HOLD}$ , disabling LDO2, LDO3, LDO4, and LDO5.


When the voltage at the CHGIN pin is above the CHGIN UVLO, the device cannot be powered down. If the voltage at the CHGIN pin is below the CHGIN UVLO, EN\_KEY must be held high and EN\_HOLD must be held low in order to power down the AAT3603A. If LDO2, LDO3, LDO4, and LDO5 have not been disabled individually prior to global power down, then they will be turned off simultaneously with the Buck.



**AAT3603A** 



# Total Power Solution for Portable Applications








Figure 2: Typical Power Up/Down Sequence.





#### **Battery Charger**

Figure 3 illustrates the entire battery charging profile which consists of three phases.

- 1. Preconditioning Current Mode (Trickle) Charge
- 2. Constant Current Mode Charge
- 3. Constant Voltage Mode Charge

Battery charging commences only after the AAT3603A battery charger checks several conditions in order to maintain a safe charging environment. The system operation flow chart for the battery charger operation is shown in Figure 4. The input supply must be above the minimum operating voltage (UVLO) and the enable pin ( $\overline{\text{ENBAT}}$ ) must be low (it is internally pulled down). When the battery is connected to the BAT pin, the battery charger checks the condition of the battery and determines which charging mode to apply.

#### Preconditioning Current Mode Charge Current

If the battery voltage is below the preconditioning voltage threshold  $V_{\text{MIN}}$ , then the battery charger initiates precondition trickle charge mode and charges the battery at 12% of the programmed constant-current magnitude. For example, if the programmed current is 500mA, then the trickle charge current will be 60mA. Trickle charge is a safety precaution for a deeply dis-

charged cell. It also reduces the power dissipation in the internal series pass MOSFET when the input-output voltage differential is at its highest.

#### **Constant Current Mode Charge Current**

Trickle charge continues until the battery voltage reaches  $V_{\text{MIN}}$ . At this point the battery charger begins constant-current charging. The current level default for this mode is programmed using a resistor from the ISET pin to ground. Once that resistor has been selected for the default charge current, then the current can be adjusted through I<sup>2</sup>C from a range of 40% to 180% (1.44A max) of the programmed default charge current. Programmed current can be set at a minimum of 100mA and up to a maximum of 1A. When the  $\overline{\text{ADPP}}$  signal goes high, the default I<sup>2</sup>C setting of 100% is reset.

#### Constant Voltage Mode Charge

Constant current charging will continue until the battery voltage reaches the Output Charge Voltage Regulation point  $V_{BAT\_REG}$ . When the battery voltage reaches the regulation voltage ( $V_{BAT\_REG}$ ), the battery charger will transition to constant-voltage mode.  $V_{BAT\_REG}$  is factory programmed to 4.2V (nominal). Charging in constant-voltage mode will continue until the charge current has reduced to the end of charge termination current programmed using the I<sup>2</sup>C interface (5%, 10%, 15%, or 20%).




Figure 3: Current vs. Voltage and Charger Time Profile.





## **Total Power Solution for Portable Applications**




Figure 4: System Operation Flow Chart for the Battery Charger.



#### **Power Saving Mode**

After the charge cycle is complete, the battery charger turns off the series pass device and automatically goes into a power saving sleep mode. During this time, the series pass device will block current in both directions to prevent the battery from discharging through the battery charger.

The battery charger will remain in sleep mode even if the charger source is disconnected. It will come out of sleep mode if either the battery terminal voltage drops below the  $V_{\text{RCH}}$  threshold, the charger EN pin is recycled, or the charging source is reconnected. In all cases, the battery charger will monitor all parameters and resume charging in the most appropriate mode.

#### Temperature Sense (TS)

The TS pin is available to monitor the battery temperature. Connect a 10k NTC resistor from the TS pin to ground. The TS pin outputs a  $75\mu$ A constant current into the resistor and monitors the voltage to ensure that the battery temperature does not fall outside the limits depending on the temperature coefficient of the resistor used. When the voltage goes above 2.39V or goes below 0.331V, the charging current will be suspended.

#### Charge Safety Timer (CT)

While monitoring the charge cycle, the AAT3603A utilizes a charge safety timer to help identify damaged cells and to ensure that the cell is charged safely. Operation is as follows: upon initiating a charging cycle, the AAT3603A charges the cell at 12% of the programmed maximum charge until  $V_{BAT} > 2.8V$ . If the cell voltage fails to reach the preconditioning threshold of 2.8V (typ) before the safety timer expires, the cell is assumed to be damaged and the charge cycle terminates. If the cell voltage exceeds 2.8V prior to the expiration of the timer, the charge cycle proceeds into fast charge. There are three timeout periods: 1 hour for Trickle Charge mode, 3 hours for Constant Current mode, and 3 hours for Constant Voltage mode.

The CT pin is driven by a constant current source and will provide a linear response to increases in the timing capacitor value. Thus, if the timing capacitor were to be doubled from the nominal  $0.1\mu$ F value, the time-out periods would be doubled. If the programmable watch-dog timer function is not needed, it can be disabled by terminating the CT pin to ground. The CT pin should not be left floating or unterminated, as this will cause errors in the internal timing control circuit. The constant cur-

rent provided to charge the timing capacitor is very small, and this pin is susceptible to noise and changes in capacitance value. Therefore, the timing capacitor should be physically located on the printed circuit board layout as close as possible to the CT pin. Since the accuracy of the internal timer is dominated by the capacitance value, a 10% tolerance or better ceramic capacitor is recommended. Ceramic capacitor materials, such as X7R and X5R types, are a good choice for this application.

#### Programming Charge Current (ISET)

At initial power-on, the charge current is always set to 100mA. The constant current mode charge level is user programmed with the I<sup>2</sup>C interface and a set resistor placed between the ISET pin and ground. The accuracy of the constant charge current, as well as the preconditioning trickle charge current, is dominated by the tolerance of the set resistor. For this reason, a 1% tolerance metal film resistor is recommended for the set resistor function. The programmable constant charge current levels from 100mA to 1A may be set by selecting the appropriate resistor value from Table 1, Figure 5, and Table 3. The ISET pin current to charging current ratio is 1 to 800. It is regulated to 1.25V during constant current mode unless changed using I<sup>2</sup>C commands. It can be used as a charging current monitor, based on the equation:

$$I_{CH} = 800 \cdot \left(\frac{V_{ISET}}{R_{ISET}}\right)$$

During preconditioning charge, the ISET pin is regulated to 12% of the fast charge current  $I_{\text{SET}}$  voltage level (Figure 5), but the equation stays the same. During constant voltage charge mode, the ISET pin voltage will slew down and be directly proportional to the battery current at all times.


Constant Charging Current I <sub>CH_CC</sub> (mA)	Set Resistor Value (kΩ)
100	10
200	4.99
300	3.32
400	2.49
500	2
600	1.65
700	1.43
800	1.24
900	1.1
1000	1








#### **Total Power Solution for Portable Applications**





#### **Reverse Battery Leakage**

The AAT3603A includes internal circuitry that eliminates the need for series blocking diodes, reducing solution size and cost as well as dropout voltage relative to conventional battery chargers. When the input supply is removed or when CHGIN goes below the AAT3603A's under voltage-lockout (UVLO) voltage, or when CHGIN drops below  $V_{BAT}$ , the AAT3603A automatically reconfigures its power switches to minimize current drain from the battery.

#### Adapter Power Indicator (ADPP)

This is an open drain output which will pull low when  $V_{CHGIN} > 4.5V$ . When this happens the charge current will be reset to the default ISET values or I<sup>2</sup>C programmed values.

#### Charge Status Output (STAT)

The AAT3603A provides battery charging status via a status pin. This pin is a buffered output with a supply level up to the LDO1 output. The status pin can indicate the following conditions:

Event Description	STAT
No battery charging activity	Low (to GND)
Battery charging	High (to V <sub>OUT1</sub> )
Charging completed	Low (to GND)

Table 2: Charge Status Output (STAT).

#### **CHGIN Bypass Capacitor Selection**

CHGIN is the power input for the AAT3603A battery charger. The battery charger is automatically enabled whenever a valid voltage is present on CHGIN. In most applications, CHGIN is connected to either a wall adapter or USB port. Under normal operation, the input of the charger will often be "hot-plugged" directly to a powered USB or wall adapter cable, and supply voltage ringing and overshoot may appear at the CHGIN pin. A high quality capacitor connected from CHGIN to GND, placed as close as possible to the IC, is sufficient to absorb the energy. Wall-adapter powered applications provide flexibility in input capacitor selection, but the USB specification presents limitations to input capacitance selection. The CHGIN bypass capacitance value must be between 1µF and 4.7µF. Ceramic capacitors are often preferred for bypassing due to their small size and good surge current ratings, but care must be taken in applications that can encounter hot plug conditions as their very low ESR, in combination with the inductance of the cable, can create a high-Q filter that induces excessive ringing at the CHGIN pin. This ringing can couple to the output and be mistaken as loop instability, or the ringing may be large enough to damage the input itself. Although the CHGIN pin is designed for maximum robustness and an absolute maximum voltage rating of +6.5V for transients, attention must be given to bypass techniques to ensure safe operation. As a result, design of the CHGIN bypass must take care to "de-Q" the filter. This can be accomplished



by connecting a  $1\Omega$  resistor in series with a ceramic capacitor (as shown in Figure 6A), or by bypassing with a tantalum or electrolytic capacitor to utilize its higher ESR to dampen the ringing (as shown in Figure 6B). For additional protection, Zener diodes with 6V clamp voltages may also be used. In any case, it is always critical to evaluate voltage transients at the CHGIN pin with an oscilloscope to ensure safe operation.

#### **Thermal Considerations**


The actual maximum charging current is a function of charge adapter input voltage, the state of charge of the battery at the moment of charge, and the ambient temperature and the thermal impedance of the package and printed circuit board. The maximum programmable current may not be achievable under all operating parameters. One issue to consider is the amount of current being sourced to the supply channels while the battery is being charged. The AAT3603A is offered in a TQFN55-36 package which can provide up to 4W of power dissipation when it is properly bonded to a printed circuit board and has a maximum thermal resistance of 25°C/W. Many considerations should be taken into account when designing the printed circuit board layout, as well as the placement of the charger IC package in proximity to other heat generating devices in a given application design. The ambient temperature around the charger IC will also have an effect on the thermal limits of a battery charging application. The maximum limits that can be expected for a given ambient condition can be estimated by the following discussion. First, the maximum power dissipation for a given situation should be calculated:

$$\mathsf{P}_{\mathsf{D}(\mathsf{MAX})} = \frac{(\mathsf{T}_{\mathsf{J}(\mathsf{MAX})} - \mathsf{T}_{\mathsf{A}})}{\theta_{\mathsf{J}\mathsf{A}}}$$

Where:

$$\begin{split} P_{D(MAX)} &= Maximum \mbox{ Power Dissipation (W)} \\ \theta_{JA} &= Package \mbox{ Thermal Resistance (°C/W)} \\ T_{J(MAX)} &= Maximum \mbox{ Device Junction Temperature (°C)} \\ & [150°C] \end{split}$$

 $T_A$  = Ambient Temperature (°C)









Next, the power dissipation for the charger can be calculated by the following equation:

$$\begin{split} \mathsf{P}_{\mathsf{D}} &= (\mathsf{V}_{\mathsf{CHGIN}} - \mathsf{V}_{\mathsf{BAT}}) \cdot \mathsf{I}_{\mathsf{CH}\_\mathsf{CC}} + (\mathsf{V}_{\mathsf{CHGIN}} \cdot \mathsf{I}_{\mathsf{OP}}) \\ &+ (\mathsf{V}_{\mathsf{BAT}} - \mathsf{V}_{\mathsf{OUT1}}) \cdot \mathsf{I}_{\mathsf{OUT1}} + (\mathsf{V}_{\mathsf{BAT}} - \mathsf{V}_{\mathsf{OUT2}}) \cdot \mathsf{I}_{\mathsf{OUT2}} \\ &+ (\mathsf{V}_{\mathsf{BAT}} - \mathsf{V}_{\mathsf{OUT3}}) \cdot \mathsf{I}_{\mathsf{OUT3}} + (\mathsf{V}_{\mathsf{BAT}} - \mathsf{V}_{\mathsf{OUT4}}) \cdot \mathsf{I}_{\mathsf{OUT4}} \\ &+ (\mathsf{V}_{\mathsf{BAT}} - \mathsf{V}_{\mathsf{OUT5}}) \cdot \mathsf{I}_{\mathsf{OUT5}} \end{split}$$

+ 
$$I_{\text{OUTBUCK}^2} \cdot \left( R_{\text{DS(ON)L}} \cdot \frac{V_{\text{OUTBUCK}}}{V_{\text{BAT}}} + \frac{R_{\text{DS(ON)H}} \cdot [V_{\text{BAT}} - V_{\text{OUTBUCK}}]}{V_{\text{BAT}}} \right)$$

Where:

 $P_D$  = Total Power Dissipation by the Device  $V_{CHGIN}$  = CHGIN Input Voltage

 $V_{BAT}$  = Battery Voltage at the BAT Pin

 $I_{CH\_CC}$  = Constant Charge Current Programmed for the Application

 $I_{OP}$  = Quiescent Current Consumed by the IC for Normal Operation [0.5mA]

 $V_{BAT}$  = Load current from the BAT pin for the system LDOs and step-down converter

 $R_{\text{DS(ON)H}}$  and  $R_{\text{DS(ON)L}}$  = On-resistance of step-down high and low side MOSFETs [0.8 $\Omega$  each]

 $V_{\text{OUTX}}$  and  $I_{\text{OUTX}}$  = Output voltage and load currents for the LDOs and step-down converter

By substitution, we can derive the maximum charge current before reaching the thermal limit condition ( $T_{REG} = 100$ °C, Thermal Loop Regulation). The maximum charge current is the key factor when designing battery charger applications.

$$I_{\text{CH}\_\text{CC(MAX)}} = \frac{\frac{(T_{\text{REG}} - T_{\text{A}})}{\theta_{\text{JA}}} - (V_{\text{CHGIN}} \cdot I_{\text{OP}}) - (V_{\text{CHGIN}} - V_{\text{BAT}}) \cdot I_{\text{BAT}}$$

- [(V<sub>BAT</sub> - V<sub>OUT1</sub>) 
$$\cdot$$
 I<sub>OUT1</sub>] - (V<sub>BAT</sub> - V<sub>OUT2</sub>)  $\cdot$  I<sub>OUT2</sub>

- [(V<sub>BAT</sub> - V<sub>OUT3</sub>)  $\cdot$  I<sub>OUT3</sub>] - (V<sub>BAT</sub> - V<sub>OUT4</sub>)  $\cdot$  I<sub>OUT4</sub>

- (V<sub>BAT</sub> - V<sub>OUT5</sub>)  $\cdot$  I<sub>OUT5</sub>

$$\frac{-I_{\text{OUTBUCK}}^{2} \cdot \left(R_{\text{DS(ON)L}} \cdot \frac{V_{\text{OUTBUCK}}}{V_{\text{BAT}}} + \frac{R_{\text{DS(ON)H}} \cdot (V_{\text{BAT}} - V_{\text{OUTBUCK}})}{V_{\text{BAT}}}\right)}{V_{\text{CHGIN}} \cdot V_{\text{BAT}}}$$

In general, the worst condition is when there is the greatest voltage drop across the charger, when battery voltage is charged up to just past the preconditioning voltage threshold and the LDOs and step-down converter are sourcing full output current.

For example, if 977mA is being sourced from the BAT pin to the LDOs and Buck channels (300mA to LDO1, 100mA to LDO2-5, and 277mA to the Buck; see buck efficiency graph for 300mA output current) with a CHGIN supply of 5V, and the battery is being charged at 3.5V with 800mA charge current, then the power dissipated will be 1.84W. A reduction in the charge current (through I<sup>2</sup>C) may be necessary in addition to the reduction provided by the internal thermal loop of the charger itself.

For the above example at  $T_{\text{A}}$  = 30°C, the  $I_{\text{CH}\_\text{CC(MAX)}}$  = 1.4A.

#### **Thermal Overload Protection**

The AAT3603A integrates thermal overload protection circuitry to prevent damage resulting from excessive thermal stress that may be encountered under fault conditions, for example. This circuitry disables all regulators if the AAT3603A die temperature exceeds 140°C, and prevents the regulators from being enable until the die temperature drops by 15°C (typ).

## Synchronous Step-Down Converter (Buck)

The AAT3603A contains a high performance 300mA, 1.5MHz synchronous step-down converter. The stepdown converter operates to ensure high efficiency performance over all load conditions. It requires only three external power components ( $C_{IN}$ ,  $C_{OUT}$ , and L). A high DC gain error amplifier with internal compensation controls the output. It provides excellent transient response and load/line regulation. Transient response time is typically less than 20µs. The converter has soft start control to limit inrush current and transitions to 100% duty cycle at drop out.

The step-down converter input pin PVIN should be connected to the BAT output pin. The output voltage is internally fixed at 1.8V. Power devices are sized for 300mA current capability while maintaining over 90% efficiency at full load.





#### Input/Output Capacitor and Inductor

Apart from the input capacitor that is shared with the LDO inputs, only a small L-C filter is required at the output side for the step-down converter to operate properly. Typically, a  $3.3\mu$ H inductor such as the Sumida CDRH2D11NP-3R3NC and a  $4.7\mu$ F ceramic output capacitor are recommended for low output voltage ripple and small component size. Ceramic capacitors with X5R or X7R dielectrics are highly recommended because of their low ESR and small temperature coefficients. A  $10\mu$ F ceramic input capacitor is sufficient for most applications.

#### **Control Loop**

The converter is a peak current mode step-down converter. The inner, wide bandwidth loop controls the inductor peak current. The inductor current is sensed through the P-channel MOSFET (high side) which is also used for short circuit and overload protection. A fixed slope compensation signal is added to the sensed current to maintain stability for duty cycles greater than 50%. The peak current mode loop appears as a voltage programmed current source in parallel with the output capacitor.

The output of the voltage error amplifier programs the current mode loop for the necessary peak inductor current to force a constant output voltage for all load and line conditions. The voltage feedback resistive divider is internal and the error amplifier reference voltage is 0.45V. The voltage loop has a high DC gain making for excellent DC load and line regulation. The internal voltage loop compensation is located at the output of the transconductance voltage error amplifier.

#### Soft Start

Soft start slowly increases the internal reference voltage when the input voltage or enable input is initially applied. It limits the current surge seen at the input and eliminates output voltage overshoot.

#### Current Limit and Over-Temperature Protection

For overload conditions the peak input current is limited. As load impedance decreases and the output voltage falls closer to zero, more power is dissipated internally, raising the device temperature. Thermal protection completely disables switching when internal dissipation becomes excessive, protecting the device from damage. The junction over-temperature threshold is 140°C with 15°C of hysteresis.

# Linear LDO Regulators (OUT1, OUT4, and OUT5)

The advanced circuit design of the linear regulators has been specifically optimized for very fast start-up and shutdown timing. These proprietary LDOs are tailored for superior transient response characteristics. These traits are particularly important for applications which require fast power supply timing.

There are two LDO input pins, AVIN1/2, which should be connected to the BAT output pin. The LDO1, LDO4 and LDO5 outputs are initially fixed at 3.3V. The user can program the output voltages for those LDOs to 2.8V, 2.85V, or 2.9V using  $I^2C$ .

The high-speed turn-on capability is enabled through the implementation of a fast start control circuit, which accelerates the power up behavior of fundamental control and feedback circuits within the LDO regulator. For LDO4 and LDO5, fast turn-off time response is achieved by an active output pull down circuit, which is enabled when the LDO regulator is placed in the shutdown mode. This active fast shutdown circuit has no adverse effect on normal device operation.

#### Input/Output Capacitors

The LDO regulator output has been specifically optimized to function with low cost, low ESR ceramic capacitors. However, the design will allow for operation over a wide range of capacitor types. The input capacitor is shared with all LDO inputs and the step-down converter. A  $10\mu$ F is sufficient. A  $10\mu$ F ceramic output capacitor is recommended for LDO 2-3; a  $4.7\mu$ F ceramic output capacitor is recommended for LDO4-5; and a  $22\mu$ F output capacitor is recommended for LDO4-5; and a  $22\mu$ F output capacitor is recommended for LDO1.





#### Current Limit and Over-Temperature Protection

The regulator comes with complete short circuit and thermal protection. The combination of these two internal protection circuits gives a comprehensive safety system to guard against extreme adverse operating conditions.

## I<sup>2</sup>C Serial Interface and Programmability

#### Serial Interface

Many of the features of the AAT3603A can be controlled via the I<sup>2</sup>C serial interface. The I<sup>2</sup>C serial interface is a widely used interface where it requires a master to initiate all the communications with the slave devices. The I<sup>2</sup>C protocol consists of 2 active wire SDA (serial data line) and SCL (serial clock line). Both wires are open drain and require an external pull up resistor to V<sub>CC</sub> (BAT may be used as V<sub>CC</sub>). The SDA pin serves I/O function, and the SCL pin controls and references the I<sup>2</sup>C bus. I<sup>2</sup>C protocol is a bidirectional bus which allows both read and

write actions to take place, but the AAT3603A supports the write protocol only. Since the protocol has a dedicated bit for Read or Write access (R/W), when communicating with AAT3603A, this bit must be set to "0".

The timing diagram in Figure 7 depicts the transmission protocol.

#### **START and STOP Conditions**

START and STOP conditions are always generated by the master. Prior to initiating a START condition, both the SDA and SCL pin are idle mode (idle mode is when there is no activity on the bus and SDA and SCL are pulled to  $V_{cc}$  via external resistor). As depicted in Figure 7, a START condition is defined to be when the master pulls the SDA line low and after a short period pulls the SCL line low. A START condition acts as a signal to all ICs that something is about to be transmitted on the BUS.

A STOP condition, also shown in Figure 7, is when the master releases the bus and SCL changes from low to high followed by SDA low to high transition. The master does not issue an ACKNOWLEGE and releases the SCL and SDA pins.




Figure 7: I<sup>2</sup>C Timing Diagram.





#### **Transferring Data**

Pogistor 0x00.

Every byte on the bus must be 8 bits long. A byte is always sent with a most significant bit first (see Figure 8).

MSB	I			LSB	R/W
	1				1011

Figure 8: Bit Order.

The address is embedded in the first seven bits of the byte. The eighth bit is reserved for the direction of the information flow for the next byte of information. For the AAT3603A, this bit must be set to "0". The full 8-bit address including the R/W bit is **0x98** (hex) or **10011000** in binary.

#### Acknowledge Bit

The acknowledge bit is the ninth bit of data. It is used to send back a confirmation to the master that the data has been received properly. For acknowledge to take place, the MASTER must first release the SDA line, then the SLAVE will pull the data line low as shown in Figure 7.

#### Serial Programming Code

After sending the chip address, the master should send an 8-bit data stream to select which register to program and then the codes that the user wishes to enter.

RCHG <sub>1</sub>	RCHG₀	CHG₂	$CHG_1$	CHG₀	Term <sub>1</sub>	Term₀
Not used	Not used	Not used	Not used	SYS	LDO1 <sub>1</sub>	$LDO1_0$
LDO5 <sub>0</sub>	LDO4 <sub>1</sub>	LDO4 <sub>0</sub>	Not used	Not used	Not used	Not used
	Not used	Not used Not used	Not used Not used Not used	Not used Not used Not used	Not used Not used SYS	Not used Not used Not used SYS LDO1 <sub>1</sub>

#### Figure 9: Serial Programming Register Codes.

CHG <sub>2</sub>	CHG₁	CHG₀	Constant Current Charge I <sub>CH_CC</sub>	Constant Current Charge as % of I <sub>SET</sub> Current
0	0	0	100mA (fixed internally)	(default)
0	0	1	640mA	80%
0	1	0	480mA	60%
0	1	1	320mA	40%
1	0	0	960mA	120%
1	0	1	1120mA	140%
1	1	0	1280mA	160%
1	1	1	1440mA	180%

Table 3: CHG Bit Setting for the Constant Current Charge Level (assuming  $I_{SET}$  resistor is set to default 800mA charge current).





Notes concerning the operation of the  $CHG_2,\ CHG_1$  and  $CHG_0$  bits or ISET code:

- Once the part is turned on using the EN\_KEY pin (and there is a BAT and/or CHGIN supply), and data is sent through I<sup>2</sup>C, the I<sup>2</sup>C codes in the registers will always be preserved until the part is shut down using the EN\_HOLD (going low) or if the BAT and CHGIN supply are removed.
- If the part is turned on by connecting supply CHGIN (and not through EN\_KEY), then when the CHGIN is removed, the part will shut down and all I<sup>2</sup>C registers will be cleared.

- ISET Code 000 in Register 0x00, bits 2,3,4 = 100mA.
- If the part has been turned on by EN\_KEY and CHGIN is disconnected then reconnected, the ISET code will be forced to 000 and the current will be set to 100mA.
- The next time any I<sup>2</sup>C register is programmed (even if it is not for the ISET code), the ISET code will revert back to what it was before. For example, if the ISET code is set to 010 and the part was turned on with EN\_KEY, then when CHGIN is disconnected then reconnected, the charger will be set to 100mA. Then if any other command is sent, the ISET code will remain 010.

Term₁	Term₀	Termination Current (as % of Constant Current Charge)
0	0	5% (default)
0	1	10%
1	0	15%
1	1	20%

Table 4: Term Bit Setting for the Termination Current Level.

<b>RCHG</b> ₁	RCHG₀	Recharge Threshold
0	0	4.00V (default)
0	1	4.05V
1	0	4.10V
1	1	4.15V

#### Table 5: RCHG Bit Setting for the Battery Charger Recharge Voltage Level.

Timer	Charger Watchdog Timer
0	ON (default)
1	OFF (and reset to zero)

 Table 6: Timer Bit Setting for the Charger Watchdog Timer.



LDO1 <sub>1</sub>	LDO1 <sub>0</sub>	LDO1 Output Voltage
0	0	3.30V (default)
0	1	2.90V
1	0	2.85V
1	1	2.80V
LDO4 <sub>1</sub>	LDO4 <sub>0</sub>	LDO4 Output Voltage
0	0	3.30V (default)
0	1	2.90V
1	0	2.85V
1	1	2.80V
LDO5 <sub>1</sub>	LDO5₀	LDO5 Output Voltage
0	0	3.30V (default)
0	1	2.90V
1	0	2.85V
1	1	2.80V

Table 7: LDO Bit Setting forLDO Output Voltage Level.

#### Layout Guidance

Figure 10 is the schematic for the evaluation board. The evaluation board has extra components for easy evaluation; the actual BOM need for a system is shown in Table 8. When laying out the PC board, the following layout guideline should be followed to ensure proper operation of the AAT3603A:

- 1. The exposed pad EP must be reliably soldered to PGND/AGND and multilayer GND. The exposed thermal pad should be connected to board ground plane and pins 2 and 16. The ground plane should include a large exposed copper pad under the package with VIAs to all board layers for thermal dissipation.
- The power traces, including GND traces, the LX traces and the VIN trace should be kept short, direct and wide to allow large current flow. The L1 connection to the LX pins should be as short as possible. Use several via pads when routing between layers.
- 3. The input capacitors (C1 and C2) should be connected as close as possible to CHGIN (Pin 28) and PGND (Pin 2) to get good power filtering.
- 4. Keep the switching node LX away from the sensitive OUTBUCK feedback node.
- The feedback trace for the OUTBUCK pin should be separate from any power trace and connected as closely as possible to the load point. Sensing along a high current load trace will degrade DC load regulation.
- 6. The output capacitor C4 and L1 should be connected as close as possible and there should not be any signal lines under the inductor.
- The resistance of the trace from the load return to the PGND (Pin 2) should be kept to a minimum. This will help to minimize any error in DC regulation due to differences in the potential of the internal signal ground and the power ground.

Quantity	Value	Designator	Footprint	Description
5	10µF	C1, C2, C3, C7, C8, C14, C15	0603	Capacitor, Ceramic, X5R, 6.3V, ±20%
2	22µF	С9	0805	Capacitor, Ceramic, 20%, 6.3V, X5R
4	4.7µF	C4, C5, C6	0603	Capacitor, Ceramic, 20%, 6.3V, X5R
3	0.1µF	C10, C11, C12	0402	Capacitor, Ceramic, 16V, 10%, X5R
1	0.01µF	C13	0402	Capacitor, Ceramic, 16V, 10%, X7R
1	3.3µH	L1	CDRH2D	Inductor, Sumida CDRH2D11NP-3R3NC
9	100K	R5, R8, R20, R21, R22, R23, R25, R26, R27	0402	Resistor, 5%
8	10K	R17, R19, R24, R29, R31, R32, R33, R37	0402	Resistor, 5%
1	1.24K	R18	0402	Resistor, 1%


Table 8: Minimum AAT3603A Bill of Materials.




**AAT3603A** 



# Total Power Solution for Portable Applications












## **Ordering Information**

Package	Part Marking <sup>1</sup>	Part Number (Tape and Reel) <sup>2</sup>
TQFN55-36	7TXYY	AAT3603AIIH-T1



All AnalogicTech products are offered in Pb-free packaging. The term "Pb-free" means semiconductor products that are in compliance with current RoHS standards, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. For more information, please visit our website at http://www.analogictech.com/about/quality.aspx.

## **Packaging Information**



TQFN55-36

. . . . . . . . . . . . .

1. XYY = assembly and date code.

- 2. Sample stock is generally held on part numbers listed in **BOLD**.
- 3. The leadless package family, which includes QFN, TQFN, DFN, TDFN and STDFN, has exposed copper (unplated) at the end of the lead terminals due to the manufacturing process. A solder fillet at the exposed copper edge cannot be guaranteed and is not required to ensure a proper bottom solder connection.





**Total Power Solution for Portable Applications** 

Advanced Analogic Technologies, Inc. 3230 Scott Boulevard, Santa Clara, CA 95054 Phone (408) 737-4600 Fax (408) 737-4611



© Advanced Analogic Technologies, Inc.

© Advanced Analogic Technologies, Inc. AnalogicTech cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an AnalogicTech product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied. AnalogicTech reserves the right to make changes to their products or specifications or to discontinue any product or service without notice. Except as provided in AnalogicTech's terms and conditions of sale, AnalogicTech assumes no liability whatsoever, and AnalogicTech disclaims any express or implied warranty relating to the sale and/or use of AnalogicTech products including liability or warranties relating to fitness for a particular purpose, merchantability, or infringement of any patent, copyright or other intellectual property right. In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards. Testing and other quality control techniques are utilized to the extent AnalogicTech deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed. AnalogicTech logo are trademarks of Advanced Analogic Technologies Incorporated. All other hand operating experime approximation is this decrement are projectived in tendencies reportive headencies. brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.